-
1 Instruction Fetch
Programming: IF -
2 Instruction Fetch Address Register
Information technology: IFAR (Power4, IBM, CPU)Универсальный русско-английский словарь > Instruction Fetch Address Register
-
3 Instruction Fetch Pipeline
Универсальный русско-английский словарь > Instruction Fetch Pipeline
-
4 Instruction Fetch Unit
Programming: IFUУниверсальный русско-английский словарь > Instruction Fetch Unit
-
5 выборка команды
-
6 вызов команды
-
7 выборка команды
Русско-английский словарь по радиоэлектронике > выборка команды
-
8 вызов команды
Русско-английский словарь по радиоэлектронике > вызов команды
-
9 käskyhaku
• instruction fetch -
10 poziv instrukcije
• instruction fetch -
11 poziv instrukcije
• instruction fetch -
12 выборка команды
выборка команды
Согласно Гарвардской архитектуре, когда одна команда уже выполняется, ЦП выбирает следующую заранее, чтобы сразу ее декодировать после окончания выполнения предыдущей.
[ http://www.morepc.ru/dict/]Тематики
EN
Русско-английский словарь нормативно-технической терминологии > выборка команды
-
13 извличане на команда
instruction fetchinstruction fetchesБългарски-Angleščina политехнически речник > извличане на команда
-
14 блок выборки команд
Русско-английский словарь по электронике > блок выборки команд
-
15 блок выборки команд
Русско-английский словарь по радиоэлектронике > блок выборки команд
-
16 блок выборки команд
Русско-английский словарь по вычислительной технике и программированию > блок выборки команд
-
17 IFC
-
18 выборка команды
1) Engineering: instruction fetching2) Information technology: instruction fetch, order selection -
19 вызов команды
1) Engineering: instruction fetching2) Information technology: instruction fetch -
20 Befehlsabruf
m < edv> ■ instruction fetch; instruction call
См. также в других словарях:
Instruction cycle — An instruction cycle (sometimes called fetch and execute cycle, fetch decode execute cycle, or FDX) is the basic operation cycle of a computer. It is the process by which a computer retrieves a program instruction from its memory, determines what … Wikipedia
Instruction pipeline — Pipelining redirects here. For HTTP pipelining, see HTTP pipelining. Basic five stage pipeline in a RISC machine (IF = Instruction Fetch, ID = Instruction Decode, EX = Execute, MEM = Memory access, WB = Register write back). In the fourth clock… … Wikipedia
Fetch-and-add — In computer science, the fetch and add CPU instruction is a special instruction that atomically modifies the contents of a memory location. It is used to implement Mutual exclusion and concurrent algorithms in multiprocessor systems.In… … Wikipedia
Instruction set — An instruction set, or instruction set architecture (ISA), is the part of the computer architecture related to programming, including the native data types, instructions, registers, addressing modes, memory architecture, interrupt and exception… … Wikipedia
Instruction set simulator — An instruction set simulator (ISS) is a simulation model, usually coded in a high level programming language, which mimics the behavior of a mainframe or microprocessor by reading instructions and maintaining internal variables which represent… … Wikipedia
Instruction prefetch — In computer architecture, instruction prefetch is a technique used in microprocessors to speed up the execution of a program by reducing wait states.Modern microprocessors are much faster than the memory where the program is kept, meaning that… … Wikipedia
Instruction unit — The instruction unit (IU) in a CPU is responsible for maintaining the fetch pipeline and for dispatching instructions. It stores the instruction that is required to processes the data … Wikipedia
Cycles per instruction — In computer architecture, cycles per instruction (aka clock cycles per instruction, clocks per instruction, or CPI) is a term used to describe one aspect of a processor s performance: the number of clock cycles that happen when an instruction is… … Wikipedia
Cycles Per Instruction — In computer architecture, Cycles per instruction (clock cycles per instruction or clocks per instruction or CPI) is a term used to describe one aspect of a processor s performance: the number of clock cycles that happen when an instruction is… … Wikipedia
Explicitly Parallel Instruction Computing — EPIC bezeichnet eine Eigenschaft einer Befehlssatzarchitektur (englisch Instruction Set Architecture, kurz ISA) und der Verarbeitungsstruktur einer Familie von Mikroprozessoren, z. B. Itanium. Bei der Programmierung von EPIC CPUs wird… … Deutsch Wikipedia
Burroughs large systems instruction set — The B5000 instruction set is the set of valid operations for the Burroughs large systems including the current (as of 2006) Unisys Clearpath/MCP systems. These unique machines have a distinctive design and instruction set. Each word of data is… … Wikipedia